

SUPPORTING DEVELOPMENT TOOLS FOR FPGA-BASED TRAINING PROCESSORS ⁴

Assoc. Prof. Aneliya Ivanova, PhD

Department of Computing,
“Angel Kanchev” University of Ruse
Tel.: 082 888 827
E-mail: aivanova@uni-ruse.bg

Assist. Prof. Nikolay Kostadinov, PhD

Department of Computing,
“Angel Kanchev” University of Ruse
E-mail: nkostadinov@uni-ruse.bg

Abstract: Experiments with programmable logic devices such as Field Programmable Gate Array (FPGA) have found their place in the lab exercises within various computer engineering courses, especially hardware-oriented ones. FPGA-based training processors, developed as course assignments have proved to be a useful educational tool for studying the basic concepts of computer architecture. One of the advantages of this approach is that students can experiment with different microarchitectures while they reconfigure their projects and modify the instruction set, addressing modes, and machine word size. In the Computer Systems and Technologies Bachelor Curriculum, the Design Technology (DT) course is a precursor to the Computer Architecture (CA) course, and in this sense, lab exercises with FPGA-based training processors will establish a fundamental knowledge base that will help the students better understand the more complex concepts taught in the CA course. This paper presents an overview of the major educational tools prepared for DT lab assignments: a family of educational processors, an assembler, and an assembly language simulator. One of the main requirements for the tools is to be customizable in terms of the machine type, instruction set, and machine word size of the target FPGA-based processor. Several examples are given to show how these hardware and software tools are used in the teaching process.

Keywords: Computer Architecture, CPU, FPGA-based Processor, Instruction Set, Addressing Mode, Assembler, Simulator.

This paper is awarded the “**Best Paper**” **Crystal Prize** and is published in the compiled proceedings *Reports Awarded with "Best Paper" Crystal Prize of the 63-rd Annual Scientific Conference of the University of Ruse and Union of Scientists – Ruse*, ISBN 978-954-712-951-1 (Print); e-ISBN 978-954-712-952-8, pp. 41-47, <https://conf.uni-ruse.bg/bg/docs/cp24/bp/bp-4.pdf>

ACKNOWLEDGEMENT

This work is published with the support of project 24-FEEA-01 "Methods and tools for automated analysis, processing, storage and management of multimedia data and documents", financed by the "Scientific Research" fund of Ruse University "Angel Kanchev".

REFERENCES

Digilent (2016) https://digilent.com/reference/_media/basys3:%20basys3_rm.pdf

⁴ The paper was presented on 25 October 2024 in section “Communication and Computer Technologies” with original title in English: SUPPORTING DEVELOPMENT TOOLS FOR FPGA-BASED TRAINING PROCESSORS

Fouda, A.M., A.B.Eldeen. (2013) Design modified architecture for MCS-51 with innovated instructions based on VHDL. Ain Shams Engineering Journal, Vol. 4, Issue 4, pp. 723-733, ISSN 2090-4479, <https://doi.org/10.1016/j.asej.2012.12.001>.

Ivanova, A., N. Kostadinov (2023). Educational VHDL Models of Processors with Von Neumann and Harvard Architectures PROCEEDINGS OF UNIVERSITY OF RUSE, volume 62, book 3.2, pp. 60-66.

Larkins, D.B., Jones, W.M., & Rickard, H.E. (2013). *Using FPGAs as a reconfigurable teaching tool throughout CS systems curriculum*. Technical Symposium on Computer Science Education.

Nakano, K. & Y. Ito. (2008). *Processor, Assembler, and Compiler Design Education Using an FPGA*. In Proceedings of the 2008 14th IEEE International Conference on Parallel and Distributed Systems (ICPADS '08). IEEE Computer Society, USA, 723–728.

Turner, R., Cotton, D., Morrison, D., & Kneale, P. (2022). Embedding interdisciplinary learning into the first-year undergraduate curriculum: drivers and barriers in a cross-institutional enhancement project. *Teaching in Higher Education*, 29(4), 1092–1108. <https://doi.org/10.1080/13562517.2022.2056834>

Vivado (2023) <https://www.xilinx.com/products/design-tools/vivado.html>

Dabu, C.-M. (2017). Computer Science Education and Interdisciplinarity. InTech. doi: 10.5772/intechopen.68580

Zavala, A.H., O.C. Nieto, J.A. Huerta Ruelas, A.R. Carvallo Domínguez. (2015). *Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning*. *Computación y Sistemas*, Vol. 19, No. 2, 2015, pp. 371–385, ISSN 1405-5546, doi: 10.13053/CyS-19-2-1941.